Power amplifiers are one of the areas that extensively utilize parallel component topology. This configuration is used to increase the available amplifier power, improve the device matching (VSWR) and provide some harmonic cancellation. The signals in the parallel paths are coherent but the noise is not coherent and recombines differently than signals. This paper derives a procedure that may be used to model parallel circuits so they can be simulated correctly in a system chain analysis
